This is an old revision of the document!
Table of Contents
Ledum
This project aims to design and develop a new central processing unit (CPU) with a primary focus on correctness and object capabilities. The design will prioritize formal verification techniques, ensuring the CPU’s functional correctness while introducing innovative approaches to resource management using object capabilities for improved security, efficiency, and modularity.
Project Objectives
- Achieve High Correctness in Design:
- Use formal methods, simulation, and rigorous testing to verify that the CPU’s architecture is functionally correct.
- Ensure that the CPU meets or exceeds industry standards for reliability and precision.
- Implement Object Capabilities Model:
- Integrate an object capabilities model into the CPU’s architecture to allow fine-grained, secure management of memory and I/O resources.
- Ensure that resource access control is embedded at the hardware level to improve security by default.
- Enable Scalable Security Mechanisms:
- Design the CPU with scalable security features, leveraging capabilities to prevent unauthorized access and misuse of system resources.
- Provide users with the flexibility to define and manage their own access control policies through object capabilities.
- Optimize Performance:
- Ensure that the CPU achieves optimal performance in terms of throughput, latency, and power consumption, without compromising correctness or security.
- Balance hardware features for high-performance tasks with robust security measures for sensitive operations.
- Establish Robust Ecosystem Support:
- Develop comprehensive software toolchains and drivers to support the object capability model.
- Collaborate with industry partners to ensure broad compatibility with existing operating systems and applications.
Workshops
Design Topics
Electronic Circuit Design
Integrated Circuit Design
Tooling
Miscellaneous
Current Progress
Tooling
As a proof-of-concept an assembly language compiler and IDE support was implemented for a very simple Harvard architecture 8-bit CPU. A graphical emulator for the same simple CPU was created as well. The aim of these tooling efforts is to provide a unified framework for creating custom instruction sets including their assemblers and emulators.
~~META: status = active &relation firstimage = :project:ledum:320px-ledum_palustre_bluehend.jpg ~~