brmlab

User Tools

Site Tools

You are here: Hackerspace Prague » Events » Code Night » FPGA Cipher Cracking (DES cracker)
event:codenight:fpga_cipher_cracking

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Next revision		Previous revision
event:codenight:fpga_cipher_cracking [2013/12/04 10:10] – FPGA DES cracker code night abyssalevent:codenight:fpga_cipher_cracking [2015/06/07 17:45] (current) – ruza
Line 1: Line 1:
  
 +===== FPGA Cipher Cracking (DES cracker) =====
 +
 +We will demonstrate how FPGA clusters dedicated to cracking ciphers are designed.  We will start with a simple slow DES core that takes 19 cycles for one operation and show how to turn in into pipelined implementation that has throughput of one encryption per cycle while still keeping high clock rate.
 +
 +[[http://cryptome.org/jya/cracking-des/cracking-des.htm|EFF DES Cracker]]
 +
 +recording: http://nat.brmlab.cz/talks/2013-12-09-fpga-des-cracking.mkv
 +{{tag>video}}