FPGA Cipher Cracking (DES cracker)

We will demonstrate how FPGA clusters dedicated to cracking ciphers are designed. We will start with a simple slow DES core that takes 19 cycles for one operation and show how to turn in into pipelined implementation that has throughput of one encryption per cycle while still keeping high clock rate.

EFF DES Cracker

 
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Noncommercial-Share Alike 3.0 Unported
Recent changes RSS feed Donate Powered by PHP Valid XHTML 1.0 Valid CSS Driven by DokuWiki