brmCarramba

brmCarramba
founder:	tlapka
depends on:
interested:
software license:
hardware license:

~~META: status = idea &relation firstimage = :project:brmcarramba.png ~~

LowCost multiprocessor cluster based on cheap ARM MCU Cortex - M3 (in phase 1.)

• Create low-cost multiprocessor computing device based on cheap ARM cpu ( LPC )
• Learn about multiprocessors device desing

Device will contains slaveNodes, masterNode, storageNodes, this device is superNode, this superNode contains:

• slaveNodes - processors card
• masterNode - controller for internal communication between slaveNodes and external communication between superNodes
• storageNodes - card what have n. SD cards slots for storage, or SATA interfaces

each slaveNode have communication core and computing cores. Computing cores have one shared internal bus and access to dual port RAM. On other side DPRAM is communication core. This design allow use multiple design inside of slaveNode, cuz slaveNode is represented in superNode's internal bus by communication core. Then we can put on the slaveNode n. computing cores and doesn't matter if slaveNode have 4 computing cores or 128 cores or if computing cores have different architecture.

masterNode is main controller for data interchange between slaveNodes (and superNodes, probably by ethernet interface (in future)).

One slaveNode board have 8 computing ARMs LPC1343 and 1 communication core (same MCU). brmCarraba (superNode) have 6 this boards and 1 masterNode. Master node have 1 core with ehternet interface. masterNode control internal bus between nodes, ethernet output (for connecting superNodes), USB port, VGA output, port for handling small OLED dislay on case (enclosure), PS/2 keyboard. USB can be in HOST mode.

Features:

• 72MHz
• 32 kB on-chip flash programming memory.
• 8 kB SRAM.
• 42 General Purpose I/O (GPIO)
• integrated oscillator with an operating range of 1 MHz to 25 MHz
• Serial interfaces:
  • USB 2.0 full-speed device controller with on-chip PHY for device
  • UART with fractional baud rate generation, modem, internal FIFO, and RS-485/EIA-485 support
  • SSP controller with FIFO and multi-protocol capabilities
  • Additional SSP controller
  • I2C-bus interface supporting full I2C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode
• Four general purpose counter/timers
• GPIO pins can be used as edge and level sensitive interrupt sources
• Programmable watchdog oscillator with a frequency range of 7.8 kHz to 1.8 MHz
• Power-On Reset

i choose al box what have profile inside, cuz i will put in this box card like slaveNode and masterNode .. this box can contains 11 pcb. Now i can desing PCB cuz i know real allowed sice of this PCB. Size is 20x103x53mm.

• 1455N1202BK HAMMOND - case

• http://en.wikipedia.org/wiki/Massively_parallel
• http://en.wikipedia.org/wiki/Symmetric_multiprocessing
• http://en.wikipedia.org/wiki/Dual-ported_RAM

• http://www.nxp.com/documents/data_sheet/LPC1311_13_42_43.pdf
• http://www.nxp.com/documents/data_sheet/LPC1769_68_67_66_65_64_63.pdf
• http://www.nxp.com/documents/data_sheet/LPC178X_7X.pdf